DADES IDENTIFICATIVES | 2007_08 | |||||||||||
Assignatura | ESPECIFICACIÓ I DISSENY DE SISTEMES | Codi | 175101204 | |||||||||
Ensenyament |
|
Cicle | 2on | |||||||||
Descriptors | Crèd. | Tipus | Curs | Període | ||||||||
4 | Optativa | Únic anual |
||||||||||
Llengua d'impartició |
|
|||||||||||
Departament | Eng. Electrònica, Elèctrica i Automàtica |
|||||||||||
Coordinador/a |
|
Adreça electrònica | jeanpierre.deschamps@urv.cat |
|||||||||
Professors/es |
|
|||||||||||
Web | ||||||||||||
Descripció general i informació rellevant | Hardware – software co-design of FPGA-based electronic systems The main topic of this course is the design of complex electronic systems consisting of several virtual components (VHDL models): processors executing programs, standard or application-specific co-processors, memories, bus and memory interfaces, input and output channels, etc. The corresponding development steps are: generation of a VHDL model, simulation, synthesis, FPGA implementation and downloading of the programming file to a prototyping board. In order to synthesize application-specific co-processors, an important aspect is the capability of designing arithmetic circuits (another topic of the course). Key words: hardware – software co-design, IP (intellectual property) components, VHDL, fast prototyping, FPGA, synthesis of arithmetic circuits |
|